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ABSTRACT
The energy consumption of DRAM is a critical concern in modern
computing systems. Improvements in manufacturing process tech-
nology have allowed DRAM vendors to lower the DRAM supply
voltage conservatively, which reduces some of the DRAM energy
consumption. We would like to reduce the DRAM supply voltage
more aggressively, to further reduce energy. Aggressive supply
voltage reduction requires a thorough understanding of the effect
voltage scaling has on DRAM access latency and DRAM reliability.
In this paper, we take a comprehensive approach to understand-
ing and exploiting the latency and reliability characteristics of mod-
ern DRAM when the supply voltage is lowered below the nominal
voltage level specified by DRAM standards. Using an FPGA-based
testing platform, we perform an experimental study of 124 real
DDR3L (low-voltage) DRAM chips manufactured recently by three
major DRAM vendors. We find that reducing the supply voltage
below a certain point introduces bit errors in the data, and we com-
prehensively characterize the behavior of these errors. We discover
that these errors can be avoided by increasing the latency of three
major DRAM operations (activation, restoration, and precharge).
We perform detailed DRAM circuit simulations to validate and ex-
plain our experimental findings. We also characterize the various
relationships between reduced supply voltage and error locations,
stored data patterns, DRAM temperature, and data retention.
Based on our observations, we propose a new DRAM energy
reduction mechanism, called Voltron. The key idea of Voltron is
to use a performance model to determine by how much we can
reduce the supply voltage without introducing errors and without
exceeding a user-specified threshold for performance loss. Our
evaluations show that Voltron reduces the average DRAM and
system energy consumption by 10.5% and 7.3%, respectively, while
limiting the average system performance loss to only 1.8%, for a
variety of memory-intensive quad-core workloads. We also show
that Voltron significantly outperforms prior dynamic voltage and
frequency scaling mechanisms for DRAM.
1 INTRODUCTION
In a wide range of modern computing systems, spanning from
warehouse-scale data centers to mobile platforms, energy consump-
tion is a first-order concern [26, 32, 35, 45, 55, 87, 94, 100, 137]. In
these systems, the energy consumed by the DRAM-based main
memory system constitutes a significant fraction of the total en-
ergy. For example, experimental studies of production systems
have shown that DRAM consumes 40% of the total energy in
servers [45, 133] and 40% of the total power in graphics cards [107].
The energy consumed by DRAM is correlated with the supply
voltage used within the DRAM chips. The supply voltage is dis-
tributed to the two major components within DRAM: the DRAM
array and the peripheral circuitry [73, 131]. The DRAM array con-
sists of thousands of capacitor-based DRAM cells, which store data
as charge within the capacitor. Accessing data stored in the DRAM
array requires a DRAM chip to perform a series of fundamental
operations: activation, restoration, and precharge.1 A memory con-
troller orchestrates each of the DRAM operations while obeying
the DRAM timing parameters. On the other hand, the peripheral
circuitry consists of control logic and I/O drivers that connect the
DRAM array to the memory channel, which is responsible for trans-
ferring commands and data between the memory controller and the
DRAM chip. Since the DRAM supply voltage is distributed to both
the DRAM array and the peripheral circuitry, changing the supply
voltage would affect the energy consumption of both components
in the entire DRAM chip.
To reduce the energy consumed by DRAM, vendors have de-
veloped low-voltage variants of DDR (Double Data Rate) memory,
such as LPDDR4 (Low-Power DDR4) [52] and DDR3L (DDR3 Low-
voltage) [51]. For example, in DDR3L, the internal architecture
remains the same as DDR3 DRAM, but vendors lower the nominal
supply voltage to both the DRAM array and the peripheral circuitry
via improvements in manufacturing process technology. In this
work, we would like to reduce DRAM energy by further reducing
DRAM supply voltage. Vendors choose a conservatively high supply
voltage, to provide a guardband that allows DRAM chips with the
worst-case process variation to operate without errors under the
worst-case operating conditions [32]. The exact amount of supply
voltage guardband varies across chips, and lowering the voltage
below the guardband can result in erroneous or even undefined be-
havior. Therefore, we need to understand how DRAM chips behave
during reduced-voltage operation. To our knowledge, no previously
published work examines the effect of using a wide range of differ-
ent supply voltage values on the reliability, latency, and retention
characteristics of DRAM chips.
Our goal in this work is to (i) characterize and understand the
relationship between supply voltage reduction and various charac-
teristics of DRAM, including DRAM reliability, latency, and data
retention; and (ii) use the insights derived from this characteri-
zation and understanding to design a new mechanism that can
aggressively lower the supply voltage to reduce DRAM energy con-
sumption while keeping performance loss under a bound. To this
end, we build an FPGA-based testing platform that allows us to
tune the DRAM supply voltage [43]. Using this testing platform,
we perform experiments on 124 real DDR3L DRAM chips [51] from
1We explain the detail of each of these operations in Section 2.
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three major vendors, contained within 31 dual in-line memory mod-
ules (DIMMs). Our comprehensive experimental characterization
provides four major observations on how DRAM latency, reliability,
and data retention time are affected by reduced supply voltage.
First, we observe that we can reliably access data when DRAM
supply voltage is lowered below the nominal voltage, until a certain
voltage value, Vmin , which is the minimum voltage level at which
no bit errors occur. Furthermore, we find that we can reduce the
voltage belowVmin to attain further energy savings, but that errors
start occurring in some of the data read from memory. As we drop
the voltage further below Vmin , the number of erroneous bits of
data increases exponentially with the voltage drop.
Second, we observe that while reducing the voltage below Vmin
introduces bit errors in the data, we can prevent these errors if we
increase the latency of the three fundamental DRAM operations
(activation, restoration, and precharge). When the supply voltage is
reduced, the capacitor charge takes a longer time to change, thereby
causing these DRAM operations to become slower to complete.
Errors are introduced into the data when the memory controller
does not account for this slowdown in the DRAM operations. We
find that if the memory controller allocates extra time for these
operations to finish when the supply voltage is below Vmin , errors
no longer occur. We validate, analyze, and explain this behavior
using detailed circuit-level simulations.
Third, we observe that when only a small number of errors
occur due to reduced supply voltage, these errors tend to cluster
physically in certain regions of a DRAM chip, as opposed to being
randomly distributed throughout the chip. This observation implies
that when we reduce the supply voltage to the DRAM array, we
need to increase the fundamental operation latencies for only the
regions where errors can occur.
Fourth, we observe that reducing the supply voltage does not
impact the data retention guarantees of DRAM. Commodity DRAM
chips guarantee that all cells can safely retain data for 64ms, after
which the cells are refreshed to replenish charge that leaks out of
the capacitors. Even when we reduce the supply voltage, the rate
at which charge leaks from the capacitors is so slow that no data
is lost during the 64ms refresh interval at 20℃ and 70℃ ambient
temperature.
Based on our experimental observations, we propose a new low-
cost DRAM energy reduction mechanism called Voltron. The key
idea of Voltron is to use a performance model to determine by
how much we can reduce the DRAM array voltage at runtime
without introducing errors and without exceeding a user-specified
threshold for acceptable performance loss. Voltron consists of two
components: array voltage scaling and performance-aware voltage
control.
Array voltage scaling leverages minimal hardware modifications
within DRAM to reduce the voltage of only the DRAM array, with-
out affecting the voltage of the peripheral circuitry. If Voltron were
to reduce the voltage of the peripheral circuitry, we would have
to reduce the operating frequency of DRAM. This is because the
maximum operating frequency of DRAM is a function of the periph-
eral circuitry voltage [32]. A reduction in the operating frequency
reduces the memory data throughput, which can significantly harm
the performance of applications that require high memory band-
width, as we demonstrate in this paper.
Performance-aware voltage control uses performance counters
within the processor to build a piecewise linear model of how the
performance of an application decreases as the DRAM array sup-
ply voltage is lowered (due to longer operation latency to prevent
errors), and uses the model to select a supply voltage that keeps
performance above a user/system-specified performance target.
Our evaluations of Voltron show that it significantly reduces
both DRAM and system energy consumption, at the expense of
very modest performance degradation. For example, at an average
performance loss of only 1.8% over seven memory-intensive quad-
core workloads from SPEC2006, Voltron reduces DRAM energy
consumption by an average of 10.5%, which translates to an overall
system energy consumption of 7.3%. We also show that Voltron
effectively saves DRAM and system energy on even non-memory-
intensive applications, with very little performance impact.
This work makes the following major contributions:
• We perform the first detailed experimental characterization of
how the reliability and latency of modern DRAM chips are af-
fected when the supply voltage is lowered below the nominal
voltage level. We comprehensively test and analyze 124 real
DRAM chips from three major DRAM vendors. Our characteri-
zation reveals four new major observations, which can be useful
for developing new mechanisms that improve or better trade off
between DRAM energy/power, latency, and/or reliability.
• We experimentally demonstrate that reducing the supply voltage
below a certain point introduces bit errors in the data read from
DRAM. We show that we can avoid these bit errors by increasing
the DRAM access latency when the supply voltage is reduced.
• We propose Voltron, a mechanism that (i) reduces the supply
voltage to only the DRAM array without affecting the peripheral
circuitry, and (ii) uses a performance model to select a voltage
that does not degrade performance beyond a chosen threshold.
We show that Voltron is effective at improving system energy
consumption, with only a small impact on performance.
• We open-source our FPGA-based experimental characterization
infrastructure and DRAM circuit simulation infrastructure, used
in this paper, for evaluating reduced-voltage operation [3].
2 BACKGROUND AND MOTIVATION
In this section, we first provide necessary DRAM background and
terminology. We then discuss related work on reducing the voltage
and/or frequency of DRAM, to motivate the need for our study.
2.1 DRAM Organization
Figure 1a shows a high-level overview of a modern memory system
organization. A processor (CPU) is connected to a DRAM module
via a memory channel, which is a bus used to transfer data and
commands between the processor and DRAM. A DRAM module is
also called a dual in-line memory module (DIMM) and it consists
of multiple DRAM chips, which are controlled together.2 Within
each DRAM chip, illustrated in Figure 1b, we categorize the internal
components into two broad categories: (i) the DRAM array, which
2In this paper, we study DIMMs that contain a single rank (i.e., a group of chips in a
single DIMM that operate in lockstep).
2
consists of multiple banks of DRAM cells organized into rows and
columns, and (ii) peripheral circuitry, which consists of the circuits
that sit outside of the DRAM array. For a more detailed view of the
components in a DRAM chip, we refer the reader to prior works [19–
22, 44, 64, 68, 72–76, 78, 84, 113–116, 131].
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Figure 1: DRAM system and chip organization.
A DRAM array is divided into multiple banks (typically eight in
DDR3 DRAM [50, 51]) that can process DRAM commands indepen-
dently from each other to increase parallelism. A bank contains a
2-dimensional array of DRAM cells. Each cell uses a capacitor to
store a single bit of data. Each array of cells is connected to a row
of sense amplifiers via vertical wires, called bitlines. This row of
sense amplifiers is called the row buffer. The row buffer senses the
data stored in one row of DRAM cells and serves as a temporary
buffer for the data. A typical row in a DRAM module (i.e., across
all of the DRAM chips in the module) is 8KB wide, comprising 128
64-byte cache lines.
The peripheral circuitry has three major components. First, the
I/O component is used to receive commands or transfer data be-
tween the DRAM chip and the processor via the memory channel.
Second, a typical DRAM chip uses a delay-lock loop (DLL) to syn-
chronize its data signal with the external clock to coordinate data
transfers on the memory channel. Third, the control logic decodes
DRAM commands sent across the memory channel and selects the
row and column of cells to read data from or write data into.
2.2 Accessing Data in DRAM
To access data stored in DRAM, the memory controller (shown in
Figure 1a) issues DRAM commands across the memory channel
to the DRAM chips. Reading a cache line from DRAM requires
three essential commands, as shown in Figure 2: ACTIVATE, READ,
and PRECHARGE. Each command requires some time to complete,
and the DRAM standard [51] defines the latency of the commands
with a set of timing parameters. The memory controller can be
programmed to obey different sets of timing parameters through
the BIOS [4, 5, 47, 75].
Activate Command. To open the target row of data in the bank
that contains the desired cache line, the memory controller first
issues an ACTIVATE command to the target DRAM bank. During
activation, the electrical charge stored in the target row starts to
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Figure 2: DRAM commands and timing parameters when
reading one cache line of data.
propagate to the row buffer. The charge propagation triggers the
row buffer to latch the data stored in the row after some amount
of time. The latency of an ACTIVATE command, or the activation
latency, is defined as the minimum amount of time that is required
to pass from the issue time of an ACTIVATE until the issue time of
a column command (i.e., READ or WRITE). The timing parameter for
the activation latency is called tRCD, as shown in Figure 2, and is
typically set to 13ns in DDR3L [92].
Since an activation drains charge from the target row’s cells to
latch the cells’ data into the row buffer, the cells’ charge needs to
be restored to prevent data loss. The row buffer performs charge
restoration simultaneously with activation. Once the cells’ charge
is fully restored, the row can be closed (and thus the DRAM array
be prepared for the next access) by issuing a PRECHARGE command
to the DRAM bank. The DRAM standard specifies the restoration
latency as the minimum amount of time the controller must wait
after ACTIVATE before issuing PRECHARGE. The timing parameter for
restoration is called tRAS, as shown in Figure 2, and is typically set
to 35ns in DDR3L [92].
Read Command.Once the row data is latched in the row buffer
after the ACTIVATE command, the memory controller issues a READ
command. The row buffer contains multiple cache lines of data
(8KB), and the READ command enables all n DRAM chips in the
DRAM module to select the desired cache line (64B) from the row
buffer. Each DRAM chip on the module then drives (1/n)th of the
cache line from the row buffer to the I/O component within the
peripheral circuitry. The peripheral circuitry of each chip then
sends its (1/n)th of the cache line across the memory channel to
the memory controller. Note that the column access time to read
and write the cache line is defined by the timing parameters tCL
and tCWL, respectively, as shown in Figure 2. Unlike the activation
latency (tRCD), tCL and tCWL are DRAM-internal timings that are
determined by a clock inside DRAM [92]. Therefore, our FPGA-
based experimental infrastructure (described in Section 3) cannot
evaluate the effect of changing tCL and tCWL.
Precharge Command. After reading the data from the row
buffer, the memory controller may contain a request that needs
to access data from a different row within the same bank. To pre-
pare the bank to service this request, the memory controller issues
a PRECHARGE command to the bank, which closes the currently-
activated row and resets the bank in preparation for the next
ACTIVATE command. Because closing the activated row and reset-
ting the bank takes some time, the standard specifies the precharge
latency as the minimum amount of time the controller must wait
for after issuing PRECHARGE before it issues an ACTIVATE. The timing
parameter for precharge is called tRP, as shown in Figure 2, and is
typically set to 13ns in DDR3L [92].
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2.3 Effect of DRAM Voltage and Frequency on
Power Consumption
DRAM power is divided into dynamic and static power. Dynamic
power is the power consumed by executing the access commands:
ACTIVATE, PRECHARGE, and READ/WRITE. Each ACTIVATE and PRECHARGE
consumes power in the DRAM array and the peripheral circuitry
due to the activity in the DRAM array and control logic. Each
READ/WRITE consumes power in the DRAM array by accessing data
in the row buffer, and in the peripheral circuitry by driving data on
the channel. On the other hand, static power is the power that is con-
sumed regardless of the DRAM accesses, and it is mainly due to tran-
sistor leakage. DRAM power is governed by both the supply voltage
and operating clock frequency: Power ∝ Voltaдe2×Frequency [32].
As shown in this equation, power consumption scales quadratically
with supply voltage, and linearly with frequency.
DRAM supply voltage is distributed to both the DRAM array
and the peripheral circuitry through respective power pins on the
DRAM chip, dedicated separately to the DRAM array and the pe-
ripheral circuitry. We call the voltage supplied to the DRAM array,
Varray , and the voltage supplied to the peripheral circuitry, Vper i .
Each DRAM standard requires a specific nominal supply voltage
value, which depends on many factors, such as the architectural
design and process technology. In this work, we focus on the widely
used DDR3L DRAM design that requires a nominal supply voltage
of 1.35V [51]. To remain operational when the supply voltage is
unstable, DRAM can tolerate a small amount of deviation from the
nominal supply voltage. In particular, DDR3L DRAM is specified to
operate with a supply voltage ranging from 1.283V to 1.45V [92].
The DRAM channel frequency value of a DDR DRAM chip is
typically specified using the channel data rate, measured in mega-
transfers per second (MT/s). The size of each data transfer is depen-
dent on the width of the data bus, which ranges from 4 to 16 bits
for a DDR3L chip [92]. Since a modern DDR channel transfers data
on both the positive and the negative clock edges (hence the term
double data rate, or DDR), the channel frequency is half of the data
rate. For example, a DDR data rate of 1600 MT/s means that the fre-
quency is 800 MHz. To run the channel at a specified data rate, the
peripheral circuitry requires a certain minimum voltage (Vper i ) for
stable operation. As a result, the supply voltage scales directly (i.e.,
linearly) with DRAM frequency, and it determines the maximum
operating frequency [32, 35].
2.4 Memory Voltage and Frequency Scaling
One proposed approach to reducing memory energy consumption
is to scale the voltage and/or the frequency of DRAM based on
the observed memory channel utilization. We briefly describe two
different ways of scaling frequency and/or voltage below.
Frequency Scaling. To enable the power reduction that comes
with reduced DRAM frequency, prior works propose to apply dy-
namic frequency scaling (DFS) by adjusting the DRAM channel fre-
quency based on the memory bandwidth demand from the DRAM
channel [14, 33–35, 107, 126]. A major consequence of lowering the
frequency is the likely performance loss that occurs, as it takes a
longer time to transfer data across the DRAM channel while oper-
ating at a lower frequency. The clocking logic within the peripheral
circuitry requires a fixed number of DRAM cycles to transfer the
data, since DRAM sends data on each edge of the clock cycle. For a
64-bit memory channel with a 64B cache line size, the transfer typ-
ically takes four DRAM cycles [50]. Since lowering the frequency
increases the time required for each cycle, the total amount of time
spent on data transfer, in nanoseconds, increases accordingly. As a
result, not only does memory latency increase, but also memory
data throughput decreases, making DFS undesirable to use when
the running workload’s memory bandwidth demand or memory
latency sensitivity is high. The extra transfer latency from DRAM
can also cause longer queuing times for requests waiting at the
memory controller [48, 60, 61, 70, 124, 125], further exacerbating
the performance loss and potentially delaying latency-critical ap-
plications [32, 35].
Voltage and Frequency Scaling. While decreasing the chan-
nel frequency reduces the peripheral circuitry power and static
power, it does not affect the dynamic power consumed by the oper-
ations performed on the DRAM array (i.e., activation, restoration,
precharge). This is because DRAM array operations are asynchro-
nous, i.e., independent of the channel frequency [91]. As a result,
these operations require a fixed time (in nanoseconds) to complete.
For example, the activation latency in a DDR3L DRAM module
is 13ns, regardless of the DRAM frequency [92]. If the channel
frequency is doubled from 1066 MT/s to 2133 MT/s, the memory
controller doubles the number of cycles for the ACTIVATE timing
parameter (i.e., tRCD) (from 7 cycles to 14 cycles), to maintain the
13ns latency.
In order to reduce the dynamic power consumption of the DRAM
array as well, prior work proposes dynamic voltage and frequency
scaling (DVFS) for DRAM, which reduces the supply voltage along
with the channel frequency [32]. This mechanism selects a DRAM
frequency based on the current memory bandwidth utilization and
finds the minimum operating voltage (Vmin ) for that frequency.
Vmin is defined to be the lowest voltage that still provides “stable
operation” for DRAM (i.e., no errors occur within the data). There
are two significant limitations for this proposed DRAMDVFS mech-
anism. The first limitation is due to a lack of understanding of how
voltage scaling affects the DRAM behavior. No prior work provides
experimental characterization or analysis of the effect of reducing
the DRAM supply voltage on latency, reliability, and data retention
in real DRAM chips. As the DRAM behavior under reduced-voltage
operation is unknown to satisfactorily maintain the latency and
reliability of DRAM, the proposed DVFS mechanism [32] can re-
duce supply voltage only very conservatively. The second limitation
is that this prior work reduces the supply voltage only when it
reduces the channel frequency, since a lower channel frequency
requires a lower supply voltage for stable operation. As a result,
DRAMDVFS results in the same performance issues experienced by
the DRAM DFS mechanisms. In Section 6.3, we evaluate the main
prior work [32] on memory DVFS to quantitatively demonstrate
its benefits and limitations.
2.5 Our Goal
The goal of this work is to (i) experimentally characterize and ana-
lyze real modern DRAM chips operating at different supply voltage
levels, in order to develop a solid and thorough understanding of
how reduced-voltage operation affects latency, reliability, and data
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retention in DRAM; and (ii) develop a mechanism that can reduce
DRAM energy consumption by reducing DRAM voltage, without
having to sacrifice memory data throughput, based on the insights
obtained from comprehensive experimental characterization. Un-
derstanding how DRAM characteristics change at different voltage
levels is imperative not only for enabling memory DVFS in real
systems, but also for developing other low-power and low-energy
DRAM designs that can effectively reduce the DRAM voltage. We
experimentally analyze the effect of reducing supply voltage of
modern DRAM chips in Section 4, and introduce our proposed new
mechanism for reducing DRAM energy in Section 5.
3 EXPERIMENTAL METHODOLOGY
To study the behavior of real DRAM chips under reduced voltage,
we build an FPGA-based infrastructure based on SoftMC [43], which
allows us to have precise control over the DRAM modules. This
method was used in many previous works [20, 21, 43, 53, 54, 57–
59, 64, 65, 72, 73, 75, 83, 89, 108] as an effective way to explore
different DRAM characteristics (e.g., latency, reliability, and data
retention time) that have not been known or exposed to the public
by DRAM manufacturers. Our testing platform consists of a Xilinx
ML605 FPGA board and a host PC that communicates with the
FPGA via a PCIe bus (Figure 3). We adjust the supply voltage to the
DRAM by using a USB interface adapter [127] that enables us to
tune the power rail connected to the DRAM module directly. The
power rail is connected to all the power pins of every chip on the
module (as shown in Appendix A).
DR
AM
FPGA
Figure 3: FPGA-based DRAM testing platform.
Characterized DRAMModules. In total, we tested 31 DRAM
DIMMs, comprising of 124 DDR3L (low-voltage) chips, from the
three major DRAM chip vendors that hold more than 90% of the
DRAM market share [13]. Each chip has a 4Gb density. Thus, each
of our DIMMs has a 2GB capacity. The DIMMs support up to a 1600
MT/s channel frequency. Due to our FPGA’s maximum operating
frequency limitations, all of our tests are conducted at 800 MT/s.
Note that the experiments we perform do not require us to adjust
the channel frequency. Table 1 describes the relevant information
about the tested DIMMs. Appendix E provides detailed information
on each DIMM. Unless otherwise specified, we test our DIMMs at
an ambient temperature of 20±1℃. We examine the effects of high
ambient temperature (i.e., 70±1℃) in Section 4.5.
DRAM Tests. At a high level, we develop a test (Test 1) that
writes/reads data to/from every row in the entire DIMM, for a given
Vendor Total Number Timing (ns) Assemblyof Chips (tRCD/tRP/tRAS) Year
A (10 DIMMs) 40 13.75/13.75/35 2015-16
B (12 DIMMs) 48 13.75/13.75/35 2014-15
C (9 DIMMs) 36 13.75/13.75/35 2015
Table 1: Main properties of the tested DIMMs.
supply voltage. The test takes in several different input parameters:
activation latency (tRCD), precharge latency (tRP), and data pattern.
The goal of the test is to examine if any errors occur under the
given supply voltage with the different input parameters.
Test 1 Test DIMM with specified tRCD/tRP and data pattern.
1 VoltageTest(DIMM, tRCD, tRP, data, data)
2 for bank← 1 to DIMM .BankMAX
3 for row← 1 to bank.RowMAX ▷ Walk through every row
within the current bank
4 WriteOneRow(bank, row, data) ▷ Write the data pattern into
the current row
5 WriteOneRow(bank, row + 1, data) ▷ Write the inverted data
pattern into the next row
6 ReadOneRow(tRCD, tRP, bank, row) ▷ Read the current row
7 ReadOneRow(tRCD, tRP, bank, row + 1) ▷ Read the next row
8 RecordErrors() ▷ Count errors in both rows
In the test, we iteratively test two consecutive rows at a time. The
two rows hold data that are the inverse of each other (i.e., data and
data). Reducing tRP lowers the amount of time the precharge unit
has to reset the bitline voltage from either full voltage (bit value 1)
or zero voltage (bit value 0) to half voltage. If tRP were reduced too
much, the bitlines would float at some other intermediate voltage
value between half voltage and full/zero voltage. As a result, the
next activation can potentially start before the bitlines are fully
precharged. If we were to use the same data pattern in both rows,
the sense amplifier would require less time to sense the value during
the next activation, as the bitline is already biased toward those
values. By using the inverse of the data pattern in the row that is
precharged for the next row that is activated, we ensure that the
partially-precharged state of the bitlines does not unfairly favor the
access to the next row [21]. In total, we use three different groups
of data patterns for our test: (0x00, 0xff), (0xaa, 0x33), and (0xcc,
0x55). Each specifies the data and data, placed in consecutive rows
in the same bank.
4 CHARACTERIZATION OF DRAM UNDER
REDUCED VOLTAGE
In this section, we present our major observations from our detailed
experimental characterization of 31 commodity DIMMs (124 chips)
from three vendors, when the DIMMs operate under reduced sup-
ply voltage (i.e., below the nominal voltage level specified by the
DRAM standard). First, we analyze the reliability of DRAM chips as
we reduce the supply voltage without changing the DRAM access
latency (Section 4.1). Our experiments are designed to identify if
lowering the supply voltage induces bit errors (i.e., bit flips) in data.
5
Second, we present our findings on the effect of increasing the acti-
vation and precharge latencies for DRAM operating under reduced
supply voltage (Section 4.2). The purpose of this experiment is to
understand the trade-off between access latencies (which impact
performance) and the supply voltage of DRAM (which impacts
energy consumption). We use detailed circuit-level DRAM simula-
tions to validate and explain our observations on the relationship
between access latency and supply voltage. Third, we examine the
spatial locality of errors induced due to reduced-voltage operation
(Section 4.3) and the distribution of errors in the data sent across
the memory channel (Section 4.4). Fourth, we study the effect of
temperature on reduced-voltage operation (Section 4.5). Fifth, we
study the effect of reduced voltage on the data retention times
within DRAM (Section 4.6). We present a summary of our findings
in Section 4.7.
4.1 DRAM Reliability as Supply Voltage
Decreases
We first study the reliability of DRAM chips under low voltage,
which was not studied by prior works on DRAM voltage scaling
(e.g., [32]). For these experiments, we use the minimum activation
and precharge latencies that we experimentally determine to be re-
liable (i.e., they do not induce any errors) under the nominal voltage
of 1.35V at 20±1℃ temperature. As shown in prior works [7, 15, 17,
20, 21, 43, 57–59, 72, 73, 75, 81, 84, 105, 106, 108, 130], DRAM man-
ufacturers adopt a pessimistic standard latency that incorporates a
large margin as a safeguard to ensure that each chip deployed in
the field operates correctly under a wide range of conditions. Ex-
amples of these conditions include process variation, which causes
some chips or some cells within a chip to be slower than others, or
high operating temperatures, which can affect the time required
to perform various operations within DRAM. Since our goal is to
understand how the inherent DRAM latencies vary with voltage,
we conduct our experiments without such an excessive margin.
We identify that the reliable tRCD and tRP latencies are both 10ns
(instead of the 13.75ns latency specified by the DRAM standard)
at 20℃, which agree with the values reported by prior work on
DRAM latency characterization [20, 21, 73, 75].
Using the reliable minimum latency values (i.e., 10ns for all of
the DIMMs), we run Test 1, which accesses every bit within a
DIMM at the granularity of a 64B cache line. In total, there are
32 million cache lines in a 2GB DIMM. We vary the supply voltage
from the nominal voltage of 1.35V down to 1.20V, using a step size
of 0.05V (50mV). Then, we change to a smaller step size of 0.025V
(25mV), until we reach the lowest voltage at which the DIMM
can operate reliably (i.e., without any errors) while employing the
reliable minimum latency values. (We examine methods to further
reduce the supply voltage in Section 4.2.) For each voltage step, we
run 30 rounds of Test 1 for each DIMM. Figure 4 shows the fraction
of cache lines that experience at least 1 bit of error (i.e., 1 bit flip)
in each DIMM (represented by each curve), categorized based on
vendor.
We make three observations. First, when each DIMM runs below
a certain voltage level, errors start occurring. We refer to the mini-
mum voltage level of each DIMM that allows error-free operation as
Vmin . For example, most DIMMs fromVendor C haveVmin = 1.30V .
1.025 1.05 1.075 1.1 1.125 1.15 1.175 1.2 1.25 1.3 1.35
Supply Voltage (V)
0
10−6
10−5
10−4
10−3
10−2
10−1
100
101
102
Fr
ac
tio
n o
f C
ac
he
 Li
ne
s
wi
th 
Er
ro
rs 
(%
)
Vendor A Vendor B Vendor C
Figure 4: The fraction of erroneous cache lines in each
DIMM as we reduce the supply voltage, with a fixed latency.
BelowVmin , we observe errors because the fundamental DRAM ar-
ray operations (i.e., activation, restoration, precharge) cannot fully
complete within the time interval specified by the latency parame-
ters (e.g., tRCD, tRAS) at low voltage. Second, not all cache lines
exhibit errors for all supply voltage values below Vmin . Instead,
the number of erroneous cache lines for each DIMM increases
as we reduce the voltage further below Vmin . Specifically, Ven-
dor A’s DIMMs experience a near-exponential increase in errors
as the supply voltage reduces below Vmin . This is mainly due to
the manufacturing process and architectural variation, which intro-
duces strength and size variation across the different DRAM cells
within a chip [17, 20, 21, 62, 64, 72, 73, 75, 80]. Third, variation in
Vmin exists not only across DIMMs from different vendors, but also
across DIMMs from the same vendor. However, the variation across
DIMMs from the same vendor is much smaller compared to cross-
vendor variation, since the fabrication process and circuit designs
can differ drastically across vendors. These results demonstrate that
reducing voltage beyond Vmin , without altering the access latency,
has a negative impact on DRAM reliability.
We also conduct an analysis of storing different data patterns on
the error rate during reduced-voltage operation (see Appendix B).
In summary, our results show that the data pattern does not have a
consistent effect on the rate of errors induced by reduced-voltage
operation. For most supply voltage values, the data pattern does
not have a statistically significant effect on the error rate.
Source of Errors. To understand why errors occur in data as the
supply voltage reduces belowVmin , we perform circuit-level SPICE
simulations [88, 101], which reveal more detail on how the cell
arrays operate. We develop a SPICE model of the DRAM array that
uses a sense amplifier design from prior work [12] with the 45 nm
transistor model from the Predictive Technology Model (PTM) [1,
141]. Appendix C provides a detailed description of our SPICE
simulation model, which we have open-sourced [3].
We vary the supply voltage of the DRAM array (Varray ) in our
SPICE simulations from 1.35V to 0.90V. Figure 5 shows the bitline
voltage during activation and precharge for differentVarray values.
Times 0ns and 50ns correspond to when the DRAM receives the
ACTIVATE and the PRECHARGE commands, respectively. An ACTIVATE
causes the bitline voltage to increase from Varray/2 to Varray in
order to sense the stored data value of “1”. A PRECHARGE resets the
bitline voltage back to Varray/2 in order to enable the issuing
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of a later ACTIVATE to another row within the same bank. In the
figure, we mark the points where the bitline reaches the 1 ready-
to-access voltage, which we assume to be 75% of Varray ; 2 ready-
to-precharge voltage, which we assume to be 98% of Varray ; and
3 ready-to-activate voltage, which we assume to be within 2% of
Varray/2. These points represent the minimum tRCD, tRAS, and
tRP values, respectively, required for reliable DRAM operation. For
readers who wish to understand the bitline voltage behavior in
more detail, we refer them to recent works [44, 72, 73, 75, 76] that
provide extensive background on how the bitline voltage changes
during the three DRAM operations.
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Figure 5: Effect of reduced array supply voltage on activa-
tion, restoration, and precharge, from SPICE simulations.
We make two observations from our SPICE simulations. First,
we observe that the bitline voltage during activation increases at
a different rate depending on the supply voltage of the DRAM
array (Varray ). Thus, the supply voltage affects the latency of the
three DRAM operations (activation, restoration, and precharge).
When the nominal voltage level (1.35V) is used for Varray , the
time (tRCD) it takes for the sense amplifier to drive the bitline to
the ready-to-access voltage level (75% of Varray ) is much shorter
than the time to do so at a lower Varray . As Varray decreases, the
sense amplifier needs more time to latch in the data, increasing the
activation latency. Similarly, the restoration latency (tRAS) and the
precharge latency (tRP) increase as Varray decreases.
Second, the latencies of the three fundamental DRAM array op-
erations (i.e., activation, restoration, precharge) do not correlate
with the channel (or clock) frequency (not shown in Figure 5). This
is because these operations are clock-independent asynchronous
operations that are a function of the cell capacitance, bitline ca-
pacitance, and Varray [56].3 As a result, the channel frequency is
independent of the three fundamental DRAM operations.
Therefore, we hypothesize that DRAM errors occur at lower
supply voltages because the three DRAM array operations have
insufficient latency to fully complete at lower voltage levels. In the
next section, we experimentally investigate the effect of increasing
latency values as we vary the supply voltage on real DRAM chips.
4.2 Longer Access Latency Mitigates
Voltage-Induced Errors
To confirm our hypothesis from Section 4.1 that a lower supply
voltage requires a longer access latency, we test our DIMMs at sup-
ply voltages below the nominal voltage (1.35V) while incrementally
increasing the activation and precharge latencies to be as high as
3In Appendix C, we show a detailed circuit schematic of a DRAM array that operates
asynchronously, which forms the basis of our SPICE circuit simulation model [3].
20ns (2x higher than the tested latency in Section 4.1). At each
supply voltage value, we call the minimum required activation and
precharge latencies that do not exhibit any errors tRCDmin and
tRPmin , respectively.
Figure 6 shows the distribution of tRCDmin (top row) and tRPmin
(bottom row) measured for all DIMMs across three vendors as
we vary the supply voltage. Each circle represents a tRCDmin or
tRPmin value. A circle’s size indicates the DIMM population size,
with bigger circles representing more DIMMs. The number above
each circle indicates the fraction of DIMMs that work reliably at the
specified voltage and latency. Also, we shade the range of potential
tRCDmin and tRPmin values. Since our infrastructure can adjust
the latencies at a granularity of 2.5ns, a tRCDmin or tRPmin value
of 10ns is only an approximation of the minimum value, as the
precise tRCDmin or tRPmin falls between 7.5ns and 10ns. We make
three major observations.
First, when the supply voltage falls below Vmin4, the tested
DIMMs show that an increase of at least 2.5ns is needed for tRCDmin
and tRPmin to read data without errors. For example, some DIMMs
require at least a 2.5ns increase of tRCDmin or tRPmin to read
data without errors at 1.100V, 1.125V, and 1.25V from Vendors A,
B, and C, respectively. Since our testing platform can only identify
the minimum latency at a granularity of 2.5ns [43], we use circuit-
level simulations to obtain a more precise latency measurement of
tRCDmin and tRPmin (which we describe in the latter part of this
section).
Second, DIMMs from different vendors exhibit very different
behavior on how much tRCDmin and tRPmin need to increase for
reliable operation as supply voltage falls below Vmin . Compared
to other vendors, many more of Vendor C’s DIMMs require higher
tRCDmin and tRPmin to operate at a lower Varray . This is par-
ticularly the case for the precharge latency, tRPmin . For instance,
60% of Vendor C’s DIMMs require a tRPmin of 12.5ns to read data
without errors at 1.25V, whereas this increase is not necessary at
all for DIMMs from Vendor A, which all operate reliably at 1.15V.
This reveals that different vendors may have different circuit ar-
chitectures or manufacturing process technologies, which lead to
variations in the additional latency required to compensate for a
reduced Varray in DIMMs.
Third, at very low supply voltages, not all of the DIMMs have
valid tRCDmin and tRPmin values less than or equal to 20ns that
enable error-free operation of the DIMM. We see that the circle
size gets smaller as the supply voltage reduces, indicating that the
number of DIMMs that can operate reliably (even at higher latency)
reduces. For example, Vendor A’s DIMMs can no longer operate
reliably (i.e., error-free) when the voltage is below 1.1V. We tested
a small subset of DIMMs with latencies of more than 50ns and
found that these very high latencies still do not prevent errors from
occurring. We hypothesize that this is because of signal integrity
issues on the channel, causing bits to flip during data transfer at
very low supply voltages.
We correlate our characterization results with our SPICE simu-
lation results from Section 4.1, demonstrating that there is a direct
relationship between supply voltage and access latency. This new
4In Section 4.1, we define Vmin as the minimum voltage level of each DIMM that
allows error-free operation. Table 7 in Appendix E shows the Vmin value we found
for each DIMM.
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Figure 6: Distribution of minimum reliable latency values as the supply voltage is decreased for 31 DIMMs. The number above
each point indicates the fraction of DIMMs that work reliably at the specified voltage and latency. Top row: tRCDmin ; Bottom
row: tRPmin .
observation on the trade-off between supply voltage and access
latency is not discussed or demonstrated in prior work on DRAM
voltage scaling [32], where the access latency (in nanoseconds)
remains fixed when performing memory DVFS. In conclusion, we
demonstrate both experimentally and in circuit simulations that
increasing the access latency (i.e., tRCD and tRP) allows us to lower
the supply voltage while still reliably accessing data without errors.
Deriving More Precise Access Latency Values. One limita-
tion of our experiments is that we cannot precisely measure the
exact tRCDmin and tRPmin values, due to the 2.5ns minimum la-
tency granularity of our experimental framework [43]. Furthermore,
supply voltage is a continuous value, and it would take a prohib-
itively long time to study the supply voltage experimentally at a
finer granularity. We address these limitations by enriching our
experimental results with circuit-level DRAM SPICE simulations
that model a DRAM array (see Appendix C for details of our circuit
simulation model).
The SPICE simulation results highly depend on the specified
transistor parameters (e.g., transistor width). To fit our SPICE re-
sults with our experimental results (for the supply voltage values
that we studied experimentally), we manually adjust the transistor
parameters until the simulated results fit within ourmeasured range
of latencies. Figure 7 shows the latencies reported for activation
and precharge operations using our final SPICE model, based on
the measured experimental data for Vendor B.
We make two major observations. First, we see that the SPICE
simulation results fit within the range of latencies measured during
our experimental characterization, confirming that our simulated
circuit behaves close to the real DIMMs. As a result, our circuit
model allows us to derive a more precise minimum latency for reli-
able operation than our experimental data.5 Second, DRAM arrays
5The circuit model can further serve as a common framework for studying other
characteristics of DRAM.
Latency	Obtained	
via	SPICE	Simulation
Figure 7: SPICE simulation results compared with experi-
mental measurements from 12 DRAM DIMMs for Vendor B.
can operate at a wide range of voltage values without experienc-
ing errors. This aligns with our hypothesis that errors at very low
supply voltages (e.g., 1V) occur during data transfers across the
channel rather than during DRAM array operations. Therefore, our
SPICE simulations not only validate our observation that a lower
supply voltage requires longer access latency, but also provide us
with a more precise reliable minimum operating latency estimate
for a given supply voltage.
4.3 Spatial Locality of Errors
While reducing the supply voltage induces errors when the DRAM
latency is not long enough, we also show that not all DRAM loca-
tions experience errors at all supply voltage levels. To understand
the locality of the errors induced by a low supply voltage, we show
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the probability of each DRAM row in a DIMM experiencing at least
one bit of error across all experiments. We present results for two
representative DIMMs from two different vendors, as the obser-
vations from these two DIMMs are similar to those we make for
the other tested DIMMs. Our results collected from each of the 31
DIMMs are publicly available [3].
Figure 8 shows the probability of each row experiencing at least
a one-bit error due to reduced voltage in the two representative
DIMMs. For each DIMM, we choose the supply voltage when errors
start appearing (i.e., the voltage level one step belowVmin ), and we
do not increase the DRAM access latency (i.e., 10ns for both tRCD
and tRP). The x-axis and y-axis indicate the bank number and row
number (in thousands), respectively. Our tested DIMMs are divided
into eight banks, and each bank consists of 32K rows of cells.6
(a) DIMM B6 of vendor B at 1.05V.
(b) DIMM C2 of vendor C at 1.20V.
Figure 8: The probability of error occurrence for two repre-
sentative DIMMs, categorized into different rows and banks,
due to reduced voltage.
Our main observation is that errors tend to cluster at certain
locations. For our representative DIMMs, we see that errors tend to
cluster at certain rows across multiple banks for Vendor B. On the
contrary, Vendor C’s DIMMs exhibit errors in certain banks but not
in other banks.We hypothesize that the error concentration can be a
result of (i)manufacturing process variation, resulting in less robust
components at certain locations, as observed in Vendor B’s DIMMs;
or (ii) architectural design variations in the power delivery network.
However, it is hard to verify our hypotheses without knowing
the specifics of the DRAM circuit design, which is proprietary
information that varies across different DRAM models within and
across vendors.
6Additional results showing the error locations at different voltage levels are in Ap-
pendix D.
Another implication of the spatial concentration of errors under
low voltage is that only those regions with errors require a higher ac-
cess latency to read or write data correctly, whereas error-free regions
can be accessed reliably with the standard latency. In Section 6.5, we
discuss and evaluate a technique that exploits this spatial locality
of errors to improve system performance.
4.4 Density of Errors
In this section, we investigate the density (i.e., the number) of error
bits that occur within each data beat (i.e., the unit of data transfer,
which is 64 bits, through the data bus) read back from DRAM.
Conventional error-correcting codes (ECC) used in DRAM detect
and correct errors at the granularity of a data beat. For example,
SECDED ECC [85, 121] can correct a single-bit error and detect
two-bit errors within a data beat. Figure 9 shows the distribution of
data beats that contain no errors, a single-bit error, two-bit errors,
or more than two bits of errors, under different supply voltages
for all DIMMs. These distributions are collected from 30 rounds of
experiments that were tested on each of the 31 DIMMs per voltage
level, using 10ns of activation and precharge latency. A round of
experiment refers to a single run of Test 1, as described in Section 3,
on a specified DIMM.
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Figure 9: Distribution of bit errors in data beats.
The results show that lowering the supply voltage increases the
fraction of beats that contain more than two bits of errors. There are
very few beats that contain only one or two error bits. This implies
that the most commonly-used ECC scheme, SECDED, is unlikely
to alleviate errors induced by a low supply voltage. Another ECC
mechanism, Chipkill [85, 121], protects multiple bit failures within
a DRAM chip. However, it cannot correct errors in multiple DRAM
chips. Instead, we believe that increasing the access latency, as
shown in Section 4.2, is a more effective way of eliminating errors
under low supply voltages.
4.5 Effect of Temperature
Temperature is an important external factor that can affect the
behavior of DRAM [37, 57, 65, 73, 75, 83, 84, 112]. Prior works
have studied the impact of temperature on reliability [37, 64, 65,
112], latency [20, 21, 73, 75], and retention time [57, 83, 84, 108] at
the nominal supply voltage. However, no prior work has studied
the effect of temperature on the latency at which DRAM operates
reliably, as the supply voltage changes.
To reduce the test time, we test 13 representative DIMMs under a
high ambient temperature of 70℃ using a closed-loop temperature
controller [43]. Figure 10 shows the tRCDmin and tRPmin values
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of tested DIMMs, categorized by vendor, at 20℃ and 70℃. The error
bars indicate the minimum and maximum latency values across
all DIMMs we tested that are from the same vendor. We increase
the horizontal spacing between the low and high temperature data
points at each voltage level to improve readability.
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Figure 10: Effect of high ambient temperature (70℃) on min-
imum reliable operation latency at reduced voltage.
We make two observations. First, temperature impacts vendors
differently. On Vendor A’s DIMMs, temperature does not have
an observable impact on the reliable operation latencies. Since
our platform can test latencies with a step size of only 2.5ns, it is
possible that the effect of high temperature on the reliable minimum
operating latency for Vendor A’s DIMMs may be within 2.5ns. On
the other hand, the temperature effect on latency is measurable
on DIMMs from Vendors B and C. DIMMs from Vendor B are not
strongly affected by temperature when the supply voltage is above
1.15V. The precharge latency for Vendor C’s DIMMs is affected by
high temperature at supply voltages of 1.35V and 1.30V, leading to
an increase in the minimum latency from 10ns to 12.5ns. When the
voltage is below 1.25V, the impact of high temperature on precharge
latency is not observable, as the precharge latency already needs to
be raised by 2.5ns, to 12.5ns, at 20℃. Second, the precharge latency
is more sensitive to temperature than the activation latency. Across
all of our tested DIMMs, tRP increases with high temperature under
a greater number of supply voltage levels, whereas tRCD is less
likely to be perturbed by temperature.
Since temperature can affect latency behavior under different
voltage levels, techniques that compensate for temperature changes
can be used to dynamically adjust the activation and precharge
latencies, as proposed by prior work [73, 75].
4.6 Impact on Refresh Rate
Recall from Section 2.1 that a DRAM cell uses a capacitor to store
data. The charge in the capacitor leaks over time. To prevent data
loss, DRAM periodically performs an operation called refresh to
restore the charge stored in the cells. The frequency of refresh is
determined by the amount of time a cell can retain enough charge
without losing information, commonly referred to as a cell’s re-
tention time. For DDR3 DIMMs, the worst-case retention time as-
sumed for a DRAM cell is 64ms (or 32ms at temperatures above
85℃ [83, 84]). Hence, each cell is refreshed every 64ms, which is
the DRAM-standard refresh interval.
When we reduce the supply voltage of the DRAM array, we
expect the retention time of a cell to decrease, as less charge is
stored in each cell. This could potentially require a shorter refresh
interval (i.e., more frequent refreshes). To investigate the impact
of low supply voltage on retention time, our experiment writes
all 1s to every cell, and reads out the data after a given amount
of retention time, with refresh disabled. We test a total of seven
different retention times (in ms): 64 (the standard time), 128, 256,
512, 1024, 1536, and 2048. We conduct the experiment for ten rounds
on every DIMM from all three vendors. Figure 11 shows the average
number of weak cells (i.e., cells that experience bit flips due to too
much leakage at a given retention time) across all tested DIMMs,
for each retention time, under both 20℃ and 70℃. We evaluate
three voltage levels, 1.35V, 1.2V, and 1.15V, that allow data to be
read reliably with a sufficiently long latency. The error bars indicate
the 95% confidence interval. We increase the horizontal spacing
between the curves at each voltage level to improve readability.
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Figure 11: The number of weak cells that experience errors
under different retention times as supply voltage varies.
Our results show that every DIMM can retain data for at least
256ms before requiring a refresh operation, which is 4x higher than
the standard worst-case specification. These results align with prior
works, which also experimentally demonstrate that commodity
DRAM cells have much higher retention times than the standard
specification of 64ms [43, 57, 62, 73, 75, 83, 106, 108]. Even though
higher retention times (i.e., longer times without refresh) reveal
more weak cells, the number of weak cells is still very small, e.g.,
tens of weak cells out of billions of cells, on average across all
DIMMs at under 20℃. Again, this corresponds closely to observa-
tions from prior works showing that there are relatively few weak
cells with low retention time in DRAM chips, especially at lower
temperatures [43, 57, 62, 73, 75, 83, 106, 108].
We observe that the effect of the supply voltage on retention
times is not statistically significant. For example, at a 2048ms re-
tention time, the average number of weak cells in a DRAM module
increases by only 9 cells (out of a population of billions of cells)
when the supply voltage drops from 1.35V (66 weak cells) to 1.15V
(75 weak cells) at 20℃. For the same 2048ms retention time at 70℃,
the average number of weak cells increases by only 131 cells when
the supply voltage reduces from 1.35V (2510 weak cells) to 1.15V
(2641 weak cells).
When we lower the supply voltage, we do not observe any weak
cells until a retention time of 512ms, which is 8x the standard re-
fresh interval of 64ms. Therefore, we conclude that using a reduced
supply voltage does not require any changes to the standard refresh
interval at 20℃ and 70℃ ambient temperature.
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4.7 Summary
We have presented extensive characterization results and analyses
on DRAM chip latency, reliability, and data retention time behavior
under various supply voltage levels. We summarize our findings
in six key points. First, DRAM reliability worsens (i.e., more errors
start appearing) as we reduce the supply voltage below Vmin . Sec-
ond, we discover that voltage-induced errors occur mainly because,
at low supply voltages, the DRAM access latency is no longer suffi-
cient to allow the fundamental DRAMoperations to complete. Third,
via both experiments on real DRAM chips and SPICE simulations,
we show that increasing the latency of activation, restoration, and
precharge operations in DRAM can mitigate errors under low sup-
ply voltage levels until a certain voltage level. Fourth, we show that
voltage-induced errors exhibit strong spatial locality in a DRAM
chip, clustering at certain locations (i.e., certain banks and rows).
Fifth, temperature affects the reliable access latency at low supply
voltage levels and the effect is very vendor-dependent. Sixth, we
find that reducing the supply voltage does not require increasing
the standard DRAM refresh rate for reliable operation below 70℃.
5 VOLTRON: REDUCING DRAM ENERGY
WITHOUT SACRIFICING MEMORY
THROUGHPUT
Based on the extensive understanding we developed on reduced-
voltage operation of real DRAM chips in Section 4, we propose
a new mechanism called Voltron, which reduces DRAM energy
without sacrificing memory throughput. Voltron exploits the fun-
damental observation that reducing the supply voltage to DRAM
requires increasing the latency of the three DRAM operations in
order to prevent errors. Using this observation, the key idea of
Voltron is to use a performance model to determine by how much
to reduce the DRAM supply voltage, without introducing errors
and without exceeding a user-specified threshold for performance
loss. Voltron consists of two main components: (i) array voltage
scaling, a hardware mechanism that leverages our experimental
observations to scale only the voltage supplied to the DRAM array;
and (ii) performance-aware voltage control, a software mechanism7
that automatically chooses the minimum DRAM array voltage that
meets a user-specified performance target.
5.1 Array Voltage Scaling
As we discussed in Section 2.3, the DRAM supply voltage to the
peripheral circuitry determines the maximum operating frequency.
If we reduce the supply voltage directly, the frequency needs to
be lowered as well. As more applications become more sensitive
to memory bandwidth, reducing DRAM frequency can result in
a substantial performance loss due to lower memory throughput.
In particular, we find that reducing the DRAM frequency from
1600 MT/s to 1066 MT/s significantly degrades performance of our
evaluated memory-intensive applications by 16.1%. Therefore, the
design challenge of Voltron is to reduce the DRAM supply voltage
without changing the DRAM frequency.
7Note that this mechanism can also be implemented in hardware, or as a cooperative
hardware/software mechanism.
To address this challenge, the key idea of Voltron’s first compo-
nent, array voltage scaling, is to reduce the voltage supplied to the
DRAM array (Varray ) without changing the voltage supplied to the
peripheral circuitry, thereby allowing the DRAM channel to main-
tain a high frequency while reducing the power consumption of
the DRAM array. To prevent errors from occurring during reduced-
voltage operation, Voltron increases the latency of the three DRAM
operations (activation, restoration, and precharge) in every DRAM
bank based on our observations in Section 4.
By reducingVarray , we effectively reduce (i) the dynamic DRAM
power on activate, precharge, and refresh operations; and (ii) the
portion of the static power that comes from the DRAM array. These
power components decrease quadratically with the square of the
array voltage reduction in a modern DRAM chip [12, 56]. The trade-
off is that reducing Varray requires increasing the latency of the
three DRAM operations, for reliable operation, thereby leading to
some system performance degradation, which we quantify in our
evaluation (Section 6).
5.2 Performance-Aware Voltage Control
Array voltage scaling provides system users with the ability to de-
crease Varray to reduce DRAM power. Employing a lower Varray
provides greater power savings, but at the cost of longer DRAM
access latency, which leads to larger performance degradation. This
trade-off varies widely across different applications, as each applica-
tion has a different tolerance to the increased memory latency. This
raises the question of how to pick a “suitable” array voltage level for
different applications as a system user or designer. For this work,
we say that an array voltage level is suitable if it does not degrade
system performance by more than a user-specified threshold. Our
goal is to provide a simple technique that can automatically select
a suitable Varray value for different applications. To this end, we
propose performance-aware voltage control, a power-performance
management policy that selects a minimum Varray that satisfies
a desired performance constraint. The key observation is that an
application’s performance loss (due to increased memory latency)
scales linearly with the application’s memory demand (e.g., mem-
ory intensity). Based on this empirical observation we make, we
build a performance loss predictor that leverages a linear model to
predict an application’s performance loss based on its character-
istics at runtime. Using the performance loss predictor, Voltron
finds a Varray that can keep the predicted performance within a
user-specified target at runtime.
Key Observation. We find that an application’s performance
loss due to higher latency has a strong linear relationship with
its memory demand (e.g., memory intensity). Figure 12 shows the
relationship between the performance loss of each application (due
to reduced voltage) and its memory demand under two different
reduced-voltage values (see Section 6.1 for our methodology). Each
data point represents a single application. Figure 12a shows each ap-
plication’s performance loss versus its memory intensity, expressed
using the commonly-used metric MPKI (last-level cache misses per
kilo-instruction). Figure 12b shows each application’s performance
loss versus its memory stall time, the fraction of execution time for
which memory requests stall the CPU’s instruction window (i.e.,
reorder buffer). In Figure 12a, we see that the performance loss
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is a piecewise linear function based on the MPKI. The observation
that an application’s sensitivity to memory latency is correlated
with MPKI has also been made and utilized by prior works [29–
31, 66, 67, 93, 97, 98, 129, 140, 142].
0 20 40 60 80 100 120 140
MPKI
0
2
4
6
8
10
S
ys
te
m
 IP
C
D
eg
ra
da
tio
n 
(%
)
Varray = 1.2V
0 20 40 60 80 100 120 140
MPKI
Varray = 1.1V
Non-Memory-Intensive Memory-Intensive
(a) Performance loss vs. last-level cache MPKI.
0 20 40 60 80 100
Memory Stall Time (%)
0
2
4
6
8
10
S
ys
te
m
 IP
C
D
eg
ra
da
tio
n 
(%
)
Varray = 1.2V
0 20 40 60 80 100
Memory Stall Time (%)
Varray = 1.1V
(b) Performance loss vs. memory stall time fraction.
Figure 12: Relationship between performance loss (due to
increasedmemory latency) and applications’ characteristics:
MPKI (a) andmemory stall time fraction (b). Each data point
represents a single application.
When an application is notmemory-intensive (i.e., has anMPKI <
15), its performance loss grows linearly with MPKI, becoming more
sensitive to memory latency. Latency-sensitive applications spend
most of their time performing computation at the CPU cores and
issue memory requests infrequently. As a result, increasing the
number of memory requests causes more stall cycles in the CPU.
On the other hand, the performance of memory-intensive ap-
plications (i.e., those withMPKI ≥ 15) is less sensitive to memory
latency as the MPKI grows. This is because memory-intensive appli-
cations experience frequent cache misses and spend a large portion
of their time waiting on pending memory requests. As a result, their
rate of progress is significantly affected by the memory bandwidth,
and therefore they are more sensitive to memory throughput instead
of latency. With more outstanding memory requests (i.e., higher
MPKI), the memory system is more likely to service them in paral-
lel, leading to more memory-level parallelism [41, 67, 71, 96, 98, 99].
Therefore, improved memory-level parallelism enables applications
to tolerate higher latencies more easily.
Figure 12b shows that an application’s performance loss in-
creases with its instruction window (reorder buffer) stall time frac-
tion due to memory requests for both memory-intensive and non-
memory-intensive applications. A stalled instruction window pre-
vents the CPU from fetching or dispatching new instructions [99],
thereby degrading the running application’s performance. This ob-
servation has also been made and utilized by prior works [40, 95,
96, 99].
Performance Loss Predictor. Based on the observed linear
relationships between performance loss vs. MPKI and memory
stall time fraction, we use ordinary least squares (OLS) regression
to develop a piecewise linear model for each application that can
serve as the performance loss predictor for Voltron. Equation 1
shows the model, which takes the following inputs: memory latency
(Latency = tRAS + tRP ), the application’s MPKI, and its memory
stall time fraction.
PredictedLossi =

α1 + β1Latencyi + β2App.MPKIi
+ β3App.StallTimeFractioni if MPKI < 15
α2 + β4Latencyi + β5App.MPKIi
+ β6App.StallTimeFractioni
otherwise
(1)
α1 β1 β2 β3 α2 β4 β5 β6
-30.09 0.59 0.01 19.24 -50.04 1.05 -0.01 15.27
PredictedLossi is the predicted performance loss for the appli-
cation. The subscript i refers to each data sample, which describes
a particular application’s characteristics (MPKI and memory stall
time fraction) and the memory latency associated with the selected
voltage level. To generate the data samples, we run a total of 27
workloads across 8 different voltage levels that range from 1.35V
to 0.90V, at a 50mV step (see Section 6.1 for our methodology).
In total, we generate 216 data samples for finding the coefficients
(i.e., α and β values) in our model. To avoid overfitting the model,
we use the scikit-learn machine learning toolkit [46] to perform
cross-validation, which randomly splits the data samples into a
training set (151 samples) and a test set (65 samples). To assess
the fit of the model, we use a common metric, root-mean-square
error (RMSE), which is 2.8 and 2.5 for the low-MPKI and high-MPKI
pieces of the model, respectively. Furthermore, we calculate the R2
value to be 0.75 and 0.90 for the low-MPKI and high-MPKI models,
respectively. Therefore, the RMSE and R2 metrics indicate that our
model provides high accuracy for predicting the performance loss
of applications under different Varray values.
Array Voltage Selection. Using the performance loss predic-
tor, Voltron selects the minimum value of Varray that satisfies the
given user target for performance loss. Algorithm 1 depicts the
array voltage selection component of Voltron. The voltage selection
algorithm is executed at periodic intervals throughout the runtime
of an application. During each interval, the application’s memory
demand is profiled. At the end of an interval, Voltron uses the
profile to iteratively compare the performance loss target to the
predicted performance loss incurred by each voltage level, starting
from a minimum value of 0.90V. Then, Voltron selects the minimum
Varray that does not exceed the performance loss target and uses
this selectedVarray as the DRAM supply voltage in the subsequent
interval. In our evaluation, we provide Voltron with a total of 10
voltage levels (every 0.05V step from 0.90V to 1.35V) for selection.
5.3 Implementation
Voltron’s two components require modest modifications to differ-
ent parts of the system. In order to support array voltage scaling,
Voltron requires minor changes to the power delivery network of
DIMMs, as commercially-available DIMMs currently use a single
12
Algorithm 1 Array Voltage Selection
1 SelectArrayVoltage(tarдet_loss )
2 for each interval ▷ Enter at the end of an interval
3 prof ile = GetMemoryProfile()
4 NextVarray = 1.35
5 for Varray ← 0.9 to 1.3 ▷ Search for the smallest Varray that
satisfies the performance loss target
6 predicted_loss = Predict(Latency(Varray ), prof ile .MPKI,
prof ile .StallTime) ▷ Predict performance loss
7 if predicted_loss ≤ tarдet_loss then ▷ Compare the
predicted loss to the target
8 NextVarray = Varray ▷ Use the current Varray for the
next interval
9 break
10 ApplyVoltage(NextVarray ) ▷ Apply the new Varray for the
next interval
supply voltage for both the DRAM array and the peripheral cir-
cuitry. Note that this supply voltage goes through separate power
pins: VDD and VDDQ for the DRAM array and peripheral circuitry,
respectively, on a modern DRAM chip [92]. Therefore, to enable
independent voltage adjustment, we propose to partition the power
delivery network on the DIMM into two domains: one domain to
supply only the DRAM array (VDD ) and the other domain to supply
only the peripheral circuitry (VDDQ ).
Performance-aware voltage control requires (i) performance
monitoring hardware that records the MPKI and memory stall
time of each application; and (ii) a control algorithm block, which
predicts the performance loss at differentVarray values and accord-
ingly selects the smallest acceptable Varray . Voltron utilizes the
performance counters that exist in most modern CPUs to perform
performance monitoring, thus requiring no additional hardware
overhead. Voltron reads these counter values and feeds them into
the array voltage selection algorithm, which is implemented in the
system software layer. Although reading the performance monitors
has a small amount of software overhead, we believe the overhead
is negligible because we do so only at the end of each interval (i.e.,
every four million cycles in most of our evaluations; see sensitivity
studies in Section 6.8).
Voltron periodically executes this performance-aware voltage
control mechanism during the runtime of the target application.
During each time interval, Voltron monitors the application’s be-
havior through hardware counters. At the end of an interval, the
system software executes the array voltage selection algorithm
to select the predicted Varray and accordingly adjust the timing
parameters stored in the memory controller for activation, restora-
tion, and precharge. Note that there could be other (e.g., completely
hardware-based) implementations of Voltron. We leave a detailed
explanation of different implementations to future work.
6 SYSTEM EVALUATION
In this section, we evaluate the system-level performance and en-
ergy impact of Voltron. We present our evaluation methodology in
Section 6.1. Next, we study the energy savings and performance loss
when we use array voltage scaling without any control (Section 6.2).
We study how performance-aware voltage control delivers overall
system energy reduction with only a modest amount of perfor-
mance loss (Sections 6.3 and 6.4). We then evaluate an enhanced
version of Voltron, which exploits spatial error locality (Section 6.5).
Finally, Sections 6.6 to 6.8 present sensitivity studies of Voltron to
various system and algorithm parameters.
6.1 Methodology
We evaluate Voltron using Ramulator [63], a detailed and and cycle-
accurate open-source DRAM simulator [2], integrated with a multi-
core performance simulator. We model a low-power mobile system
that consists of 4 ARM cores and DDR3L DRAM. Table 2 shows
our system parameters. Such a system resembles existing commod-
ity devices, such as the Google Chromebook [42] or the NVIDIA
SHIELD tablet [104]. To model the energy consumption, we use
McPAT [79] for the processor and DRAMPower [18] for the DRAM-
based memory system. We open-source the code of Voltron [3].
Processor 4 ARM Cortex-A9 cores [11], 2GHz,192-entry instruction window
Cache L1: 64KB/core, L2: 512KB/core, L3: 2MB shared
Memory 64/64-entry read/write request queue, FR-FCFS [109, 144]Controller
DRAM DDR3L-1600 [51]2 channels (1 rank and 8 banks per channel)
Table 2: Evaluated system configuration.
Table 3 lists the latency values we evaluate for each DRAM array
voltage (Varray ). The latency values are obtained from our SPICE
model using data from real devices (Section 4.2), which is available
online [3].8 To account for manufacturing process variation, we
conservatively add in the same latency guardband (i.e., 38%) used
by manufacturers at the nominal voltage level of 1.35V to each of
our latency values. We then round up each latency value to the
nearest clock cycle time (i.e., 1.25ns).
Varray tRCD - tRP - tRAS (ns) Varray tRCD - tRP - tRAS (ns)
1.35 13.75 - 13.75 - 36.25 1.10 15.00 - 16.25 - 40.00
1.30 13.75 - 13.75 - 36.25 1.05 16.25 - 17.50 - 41.25
1.25 13.75 - 15.00 - 36.25 1.00 17.50 - 18.75 - 45.00
1.20 13.75 - 15.00 - 37.50 0.95 18.75 - 21.25 - 48.75
1.15 15.00 - 15.00 - 37.50 0.90 21.25 - 26.25 - 52.50
Table 3: DRAM latency required for correct operation for
each evaluated Varray .
Workloads.Weevaluate 27 benchmarks from SPECCPU2006 [123]
and YCSB [27], as shown in Table 4 along with each benchmark’s
L3 cache MPKI, i.e., memory intensity. We use the 27 benchmarks to
8In this work, we do not have experimental data on the restoration latency (tRAS)
under reduced-voltage operation. This is because our reduced-voltage tests access
cache lines sequentially from each DRAM row, and tRAS overlaps with the latency
of reading all of the cache lines from the row. Instead of designing a separate test
to measure tRAS, we use our circuit simulation model (Section 4.2) to derive tRAS
values for reliable operation under different voltage levels. We leave the thorough
experimental evaluation of tRAS under reduced-voltage operation to future work.
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form homogeneous and heterogeneous multiprogrammed workloads.
For each homogeneous workload, we replicate one of our bench-
marks by running one copy on each core to form a four-core multi-
programmed workload, as done in many past works that evaluate
multi-core system performance [21, 23, 75, 76, 102, 103, 117, 118].
Evaluating homogeneous workloads enables easier analysis and
understanding of the system. For each heterogeneous workload, we
combine four different benchmarks to create a four-core workload.
We categorize the heterogeneous workloads by varying the fraction
of memory-intensive benchmarks in each workload (0%, 25%, 50%,
75%, and 100%). Each category consists of 10 workloads, resulting
in a total of 50 workloads across all categories. Our simulation
executes at least 500 million instructions on each core. We calculate
system energy as the product of the average dissipated power (from
both CPU and DRAM) and the workload runtime. We measure sys-
tem performance with the commonly-used weighted speedup (WS)
metric [120], which is a measure of job throughput on a multi-core
system [38].
Number Name L3 MPKI Number Name L3 MPKI
0 YCSB-a 6.66 14 h264ref 2.14
1 YCSB-b 5.95 15 hmmer 6.33
2 YCSB-c 5.74 16 libquantum 37.95
3 YCSB-d 5.30 17 mcf 123.65
4 YCSB-e 6.07 18 milc 27.91
5 astar 3.43 19 namd 2.76
6 bwaves 19.97 20 omnetpp 27.87
7 bzip2 8.23 21 perlbench 0.95
8 cactusADM 6.79 22 povray 0.01
9 calculix 0.01 23 sjeng 0.73
10 gamess 0.01 24 soplex 64.98
11 gcc 3.20 25 sphinx3 13.59
12 GemsFDTD 39.17 26 zeusmp 4.88
13 gobmk 3.94
Table 4: Evaluated benchmarks with their respective L3
MPKI values.
6.2 Impact of Array Voltage Scaling
In this section, we evaluate how array voltage scaling (Section 5.1)
affects the system energy consumption and application perfor-
mance of our homogeneous workloads at different Varray values.
We split our discussion into two parts: the results for memory-
intensive workloads (i.e., applications where MPKI ≥ 15 for each
core), and the results for non-memory-intensive workloads.
Memory-Intensive Workloads. Figure 13 shows the system
performance (WS) loss, DRAM power reduction, and system energy
reduction, compared to a baseline DRAMwith 1.35V, when we vary
Varray from 1.30V to 0.90V. We make three observations from these
results.
First, system performance loss increases as we lowerVarray , due
to the increased DRAM access latency. However, different work-
loads experience a different rate of performance loss, as they tolerate
memory latency differently. Among the memory-intensive work-
loads,mcf exhibits the lowest performance degradation since it has
the highest memory intensity and high memory-level parallelism,
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Figure 13: System performance loss and energy savings due
to array voltage scaling for memory-intensive workloads.
leading to high queuing delays in the memory controller. The queu-
ing delays and memory-level parallelism hide the longer DRAM
access latency more than in other workloads. Other workloads lose
more performance because they are less able to tolerate/hide the
increased latency. Therefore, workloads with very high memory
intensity and memory-level parallelism can be less sensitive to the
increased memory latency.
Second, DRAM power savings increase with lower Varray since
reducing the DRAM array voltage decreases both the dynamic
and static power components of DRAM. However, system energy
savings does not monotonically increase with lower Varray . We
find that using Varray=0.9V provides lower system energy savings
than using Varray=1.0V, as the processor takes much longer to run
the applications at Varray=0.9V. In this case, the increase in static
DRAM and CPU energy outweighs the dynamic DRAM energy
savings.
Third, reducing Varray leads to a system energy reduction only
when the reduction in DRAM energy outweighs the increase in
CPU energy (due to the longer execution time). For Varray =1.1V,
the system energy reduces by an average of 7.6%. Therefore, we
conclude that array voltage scaling is an effective technique that
improves system energy consumption, with a small performance
loss, for memory-intensive workloads.
Non-Memory-Intensive Workloads. Table 5 summarizes the
system performance loss and energy savings of 20 non-memory-
intensive workloads as Varray varies from 1.30V to 0.90V, over the
performance and energy consumption under a nominal Varray of
1.35V. Compared to the memory-intensive workloads, non-memory-
intensive workloads obtain smaller system energy savings, as the
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system energy is dominated by the processor. Although the work-
loads are more compute-intensive, lowering Varray does reduce
their system energy consumption, by decreasing the energy con-
sumption of DRAM. For example, at 1.2V, array voltage scaling
achieves an overall system energy savings of 2.5% with a perfor-
mance loss of only 1.4%.
Varray 1.3V 1.2V 1.1V 1.0V 0.9V
System Performance Loss (%) 0.5 1.4 3.5 7.1 14.2
DRAM Power Savings (%) 3.4 10.4 16.5 22.7 29.0
System Energy Savings (%) 0.8 2.5 3.5 4.0 2.9
Table 5: System performance loss and energy savings due to
array voltage scaling for non-memory-intensive workloads.
6.3 Effect of Performance-Aware Voltage
Control
In this section, we evaluate the effectiveness of our complete pro-
posal for Voltron, which incorporates our performance-aware volt-
age control mechanism to drive the array voltage scaling component
intelligently. The performance-aware voltage control mechanism
selects the lowest voltage level that satisfies the performance loss
bound (provided by the user or system designer) based on our per-
formance model (see Section 5.2). We evaluate Voltron with a target
performance loss of 5%. Voltron executes the performance-aware
voltage control mechanism once every four million cycles.9 We
quantitatively compare Voltron toMemDVFS, a dynamic DRAM fre-
quency and voltage scalingmechanism proposed by prior work [32],
which we describe in Section 2.4. Similar to the configuration used
in the prior work, we enable MemDVFS to switch dynamically
between three frequency steps: 1600, 1333, and 1066 MT/s, which
employ supply voltages of 1.35V, 1.3V, and 1.25V, respectively.
Figure 14 shows the system performance (WS) loss, DRAMpower
savings, and system energy savings due to MemDVFS and Voltron,
compared to a baseline DRAM with a supply voltage of 1.35V. We
show one graph per metric, where each graph uses boxplots to
show the distribution among all workloads. In each graph, we cate-
gorize the workloads as either non-memory-intensive or memory-
intensive. Each box illustrates the quartiles of the population, and
the whiskers indicate the minimum and maximum values. The red
dot indicates the mean. We make four major observations.
First, as shown in Figure 14a, Voltron consistently selects a
Varray value that satisfies the performance loss bound of 5% across
all workloads. Voltron incurs an average (maximum) performance
loss of 2.5% (4.4%) and 2.9% (4.1%) for non-memory-intensive and
memory-intensive workloads, respectively. This demonstrates that
our performance model enables Voltron to select a low voltage
value that saves energy while bounding performance loss based
on the user’s requirement. We evaluate Voltron with a range of
different performance targets in Section 6.7.
9We evaluate the sensitivity to the frequency at which we execute the mechanism (i.e.,
the interval length of Voltron) in Section 6.8.
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Figure 14: Performance and energy comparison between
Voltron and MemDVFS on non-memory-intensive and
memory-intensive workloads.
Second, MemDVFS has almost zero effect on memory-intensive
workloads. This is because MemDVFS avoids scaling DRAM fre-
quency (and hence voltage) when an application’s memory band-
width utilization is above a fixed threshold. Reducing the frequency
can result in a large performance loss since the memory-intensive
workloads require high memory throughput. As memory-intensive
applications have high memory bandwidth consumption that easily
exceeds the fixed threshold used by MemDVFS, MemDVFS cannot
perform frequency and voltage scaling during most of the execu-
tion time. These results are consistent with the results reported in
MemDVFS [32]. In contrast, Voltron reduces system energy (shown
in Figure 14c) by 7.0% on average for memory-intensive workloads,
at the cost of 2.9% system performance loss, which is well within
the specified performance loss target of 5% (shown in Figure 14a).
Third, both MemDVFS and Voltron reduce the average system
energy consumption for non-memory-intensive workloads. MemD-
VFS reduces system energy by dynamically scaling the frequency
and voltage of DRAM, which lowers the DRAM power consumption
(as shown in Figure 14b). By reducing the DRAM array voltage to a
lower value than MemDVFS, Voltron is able to provide a slightly
higher DRAMpower and system energy reduction for non-memory-
intensive workloads than MemDVFS.
Fourth, although Voltron reduces the system energy with a small
performance loss, the average system energy efficiency, in terms of
performance per watt (not shown in the figure), still improves by
3.3% and 7.4% for non-memory-intensive and memory-intensive
workloads, respectively, over the baseline. Thus, we demonstrate
that Voltron is an effective mechanism that improves system energy
efficiency not only on non-memory-intensive applications, but also
(especially) on memory-intensive workloads where prior work was
unable to do so.
To summarize, across non-memory-intensive andmemory-intensive
workloads, Voltron reduces the average system energy consump-
tion by 3.2% and 7.0% while limiting average system performance
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loss to only 2.5% and 2.9%, respectively. Voltron ensures that no
workload loses performance by more than the specified target of
5%. We conclude that Voltron is an effective DRAM and system
energy reduction mechanism that significantly outperforms prior
memory DVFS mechanisms.
6.4 System Energy Breakdown
To demonstrate the source of energy savings fromVoltron, Figure 15
compares the system energy breakdown of Voltron to the baseline,
which operates at the nominal voltage level of 1.35V. The breakdown
shows the average CPU and DRAM energy consumption across
workloads, which are categorized into non-memory-intensive and
memory-intensive workloads. We make two observations from the
figure.
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Figure 15: Breakdown of system energy consumption (lower
is better).
First, in the non-memory-intensive workloads, the CPU con-
sumes an average of 80% of the total system energy when the
DRAM uses the nominal voltage level. As a result, Voltron has less
potential to reduce the overall system energy as it reduces only the
DRAM energy, which makes up only 20% of the total system energy.
Second, DRAM consumes an average of 53% of the total system
energy in the memory-intensive workloads. As a result, Voltron
has a larger room for potential improvement for memory-intensive
workloads than for non-memory-intensive workloads. Across the
memory-intensive workloads, Voltron reduces the average dynamic
and static DRAM energy by 14% and 11%, respectively. However,
Voltron increases the CPU energy consumption by 1.7%, because
the application incurs a small system performance degradation (due
to the increased memory access latency), which is within our 5%
performance loss target (as shown in Section 6.3). We conclude that
Voltron is effective in reducing DRAM energy, and it is an effective
system energy reduction mechanism, especially when DRAM is a
major consumer of energy in the system.
6.5 Effect of Exploiting Spatial Locality of
Errors
In Section 4.3, our experimental results show that errors due to
reduced voltage concentrate in certain regions, specifically in select
DRAM banks for some vendors’ DIMMs. This implies that when we
lower the voltage, only the banks with errors require a higher access
latency to read or write data correctly, whereas error-free banks
can be accessed reliably with the standard latency. Therefore, in
this section, we enhance our Voltron mechanism by exploiting the
spatial locality of errors caused by reduced-voltage operations. The
key idea is to dynamically change the access latency on a per-bank
basis (i.e., based on the DRAM banks being accessed) to account
for the reliability of each bank. In other words, we would like to
increase the latency only for banks that would otherwise experience
errors, and do so just enough such that these banks operate reliably.
For our evaluation, we model the behavior based on a subset
(three) of Vendor C’s DIMMs, which show that the number of banks
with errors increases as we reduce the supply voltage (Section 4.3).
We observe that these DIMMs start experiencing errors at 1.1V us-
ing the standard latency values. However, only one bank observes
errors when we reduce the voltage level from 1.15V to 1.1V (i.e.,
50mV reduction). We evaluate a conservative model that increases
the number of banks that need higher latency by one for every
50mV reduction from the nominal voltage of 1.35V. Note that this
model is conservative, because we start increasing the latency when
the voltage is reduced to 1.3V, which is much higher than the lowest
voltage level (1.15V) for which we observe that DIMMs operate
reliably without requiring a latency increase. Based on this conser-
vative model, we choose the banks whose latencies should increase
sequentially starting from the first bank, while the remaining banks
operate at the standard latency. For example, at 1.25V (100mV lower
than the nominal voltage of 1.35V), Voltron needs to increase the
latency for the first two out of the eight banks to ensure reliable
operation.
Figure 16 compares the system performance and energy effi-
ciency of our bank-error locality aware version of Voltron (denoted
as Voltron+BL) to the previously-evaluated Voltron mechanism,
which is not aware of such locality. By increasing the memory la-
tency for only a subset of banks at each voltage step, Voltron+BL
reduces the average performance loss from 2.9% to 1.8% and in-
creases the average system energy savings from 7.0% to 7.3% for
memory-intensive workloads, with similar improvements for non-
memory-intensive workloads. We show that enhancing Voltron
by adding awareness of the spatial locality of errors can further
mitigate the latency penalty due to reduced voltage, even with the
conservative bank error locality model we assume and evaluate
in this example. We believe that a mechanism that exploits spatial
error locality at a finer granularity could lead to even higher per-
formance and energy savings, but we leave such an evaluation to
future work.
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Figure 16: Performance and energy benefits of exploiting
bank-error locality in Voltron (denoted as Voltron+BL) on
non-memory-intensive and memory-intensive workloads.
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Figure 17: System performance loss and energy efficiency improvement of Voltron and MemDVFS across 50 different hetero-
geneous workload mixes.
6.6 Effect on Heterogeneous Workloads
So far, we have evaluated Voltron on homogeneous multi-core work-
loads, where each workload consists of the same benchmark run-
ning on all cores. In this section, we evaluate the effect of Voltron
on heterogeneous workloads, where each workload consists of dif-
ferent benchmarks running on each core. We categorize the work-
loads based on the fraction of memory-intensive benchmarks in
the workload (0%, 25%, 50%, 75%, and 100%). Each category con-
sists of 10 workloads, resulting in a total of 50 workloads across all
categories.
Figure 17 shows the system performance loss and energy ef-
ficiency improvement (in terms of performance per watt) with
Voltron and with MemDVFS for heterogeneous workloads. The er-
ror bars indicate the 95% confidence intervals across all workloads
in the category. We make two observations from the figure. First,
for each category of the heterogeneous workloads, Voltron is able
to meet the 5% performance loss target on average. However, since
Voltron is not designed to provide a hard performance guarantee
for every single workload, Voltron exceeds the performance loss
target for 10 out of the 50 workloads, though it exceeds the target
by only 0.76% on average. Second, the energy efficiency improve-
ment due to Voltron becomes larger as the memory intensity of the
workload increases. This is because the fraction of system energy
coming from memory grows with higher memory intensity, due
to the higher amount of memory traffic. Therefore, the memory
energy reduction from Voltron has a greater impact at the system
level with more memory-intensive workloads. On the other hand,
MemDVFS becomes less effective with higher memory intensity,
as the memory bandwidth utilization more frequently exceeds the
fixed threshold employed by MemDVFS. Thus, MemDVFS has a
smaller opportunity to scale the frequency and voltage.We conclude
that Voltron is an effective mechanism that can adapt to different
applications’ characteristics to improve system energy efficiency.
6.7 Effect of Varying the Performance Target
Figure 18 shows the performance loss and energy efficiency im-
provement due to Voltron as we vary the system performance loss
target for both homogeneous and heterogeneous workloads. For
each target, we use a boxplot to show the distribution across all
workloads. In total, we evaluate Voltron on 1001 combinations of
workloads and performance targets: 27 homogeneous workloads ×
13 targets + 50 heterogeneous workloads × 13 targets. The first ma-
jor observation is that Voltron’s performance-aware voltage control
mechanism adapts to different performance targets by dynamically
selecting different voltage values at runtime. Across all 1001 runs,
Voltron keeps performance within the performance loss target for
84.5% of them. Even though Voltron cannot enforce a hard perfor-
mance guarantee for all workloads, it exceeds the target by only
0.68% on average for those workloads where it does not strictly
meet the target.
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Figure 18: System performance loss and energy efficiency
improvement of Voltron as the system performance loss tar-
get varies.
Second, system energy efficiency increases with higher perfor-
mance loss targets, but the gains plateau at around a target of 10%.
Beyond the 10% target, Voltron starts selecting smaller Varray val-
ues (e.g., 0.9V) that result in much higher memory latency, which
in turn increases both the CPU runtime and system energy. In
Section 6.2, we observed that employing a Varray value less than
1.0V can result in smaller system energy savings than usingVarray
=1.0V.
We conclude that, compared to prior work on memory DVFS,
Voltron is a more flexible mechanism, as it allows the users or
system designers to select a performance and energy trade-off that
best suits their target system or applications.
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6.8 Sensitivity to the Profile Interval Length
Figure 19 shows the average system energy efficiency improve-
ment due to Voltron with different profile interval lengths mea-
sured across 27 homogeneous workloads. As the profile interval
length increases beyond two million cycles, we observe that the
energy efficiency benefit of Voltron starts reducing. This is because
longer intervals prevent Voltron from making faster Varray adjust-
ments based on the collected new profile information. Nonetheless,
Voltron consistently improves system energy efficiency for all eval-
uated profile interval lengths.
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Figure 19: Sensitivity of Voltron’s system energy efficiency
improvement to profile interval length.
7 RELATEDWORK
To our knowledge, this is the first work to (i) experimentally charac-
terize the reliability and performance of modern low-power DRAM
chips under different supply voltages, and (ii) introduce a newmech-
anism that reduces DRAM energy while retaining high memory
data throughput by adjusting the DRAM array voltage. We briefly
discuss other prior work in DRAM energy reduction.
DRAM Frequency and Voltage Scaling.We have already dis-
cussed the most relevant works on DRAM frequency and voltage
scaling, and provided qualitative comparisons in Section 2.4. None
of these works provide a comprehensive experimental analysis of
the impact of using a wide range of supply voltages on DRAM
reliability, latency, and refresh. In contrast to all these works, our
work focuses on a detailed experimental characterization of real
DRAM chips as the supply voltage varies. Our study provides fun-
damental observations for potential mechanisms that can mitigate
DRAM and system energy consumption. Furthermore, frequency
scaling hurts memory throughput, and thus significantly degrades
the system performance of especially memory-intensive workloads
(see Section 5.1 for our quantitative comparison). We demonstrate
the importance and benefits of exploiting our experimental obser-
vations by proposing Voltron, one new example mechanism that
uses our observations to reduce DRAM and system energy without
sacrificing memory throughput.
Low-Power Modes for DRAM. Modern DRAM chips support
various low-power standby modes. Entering and exiting these
modes incurs some amount of latency, which delays memory re-
quests thatmust be serviced. To increase the opportunities to exploit
these low-power modes, several prior works propose mechanisms
that increase periods of memory idleness through data placement
(e.g., [39, 69]) and memory traffic reshaping (e.g., [6, 10, 16, 36, 86]).
Exploiting low-power modes is orthogonal to our work on studying
the impact of reduced-voltage operation in DRAM. Furthermore,
low-power modes have a smaller effect on memory-intensive work-
loads, which exhibit little idleness in memory accesses, whereas, as
we showed in Section 6.3, our mechanism is especially effective on
memory-intensive workloads.
Low-PowerDDRDRAMChips. Low-powerDDR (LPDDR) [49,
52] is a specific type of DRAM that is optimized for low-power sys-
tems like mobile devices. To reduce power consumption, LPDDRx
(currently in its 4th generation) employs a fewmajor design changes
that differ from conventional DDRx chips. First, LPDDRx uses a
low-voltage swing I/O interface that consumes 40% less I/O power
than DDR4 DRAM [26]. Second, it supports additional low-power
modes with a lower supply voltage. Since the LPDDRx array design
remains the same as DDRx, our observations on the correlation
between access latency and array voltage are applicable to LPDDRx
DRAM as well. Our proposed Voltron approach can provide sig-
nificant benefits in LPDDRx, since array energy consumption is
significantly higher than the energy consumption of peripheral
circuitry in LPDDRx chips [26]. We leave the detailed evaluation
of LPDDRx chips for future work since our current experimental
platform is not capable of evaluating them.
Low-Power DRAM Architectures. Prior works (e.g., [24, 28,
128, 139]) propose to modify the DRAM chip architecture to reduce
the ACTIVATE power by activating only a fraction of a row instead
of the entire row. Another common technique, called sub-ranking,
reduces dynamic DRAM power by accessing data from a subset
of chips from a DRAM module [132, 138, 143]. A couple of prior
works [87, 137] propose DRAM module architectures that inte-
grate many low-frequency LPDDR chips to enable DRAM power
reduction. These proposed changes to DRAM chips or DIMMs are
orthogonal to our work.
Reducing Refresh Power. In modern DRAM chips, although
different DRAM cells have widely different retention times [62, 83],
memory controllers conservatively refresh all of the cells based
on the retention time of a small fraction of weak cells, which have
the longest retention time out of all of the cells. To reduce DRAM
refresh power, many prior works (e.g., [7, 15, 57–59, 81, 83, 84, 105,
106, 108, 130]) propose mechanisms to reduce unnecessary refresh
operations, and, thus, refresh power, by characterizing the retention
time profile (i.e., the data retention behavior of each cell) within the
DRAM chips. However, these techniques do not reduce the power
of other DRAM operations, and these prior works do not provide
an experimental characterization of the effect of reduced voltage
levels on data retention time.
Improving DRAMEnergy Efficiency by Reducing Latency
or Improving Parallelism. Various prior works (e.g., [19, 22, 44,
68, 72, 73, 73–78, 114]) improve DRAM energy efficiency by reduc-
ing the execution time through techniques that reduce the DRAM
access latency or improve parallelism between memory requests.
These mechanisms are orthogonal to ours, because they do not
reduce the voltage level of DRAM.
Experimental Studies of DRAM Chips. Recent works exper-
imentally investigate various reliability, data retention, and latency
characteristics of modern DRAM chips [17, 21, 43, 53, 54, 57, 58, 64,
65, 72–75, 83, 84, 90, 106, 112, 121, 122]. None of these works study
these characteristics under reduced-voltage operation, which we
do in this paper.
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Reduced-Voltage Operation in SRAM Caches. Prior works
propose different techniques to enable SRAM caches to operate
under reduced voltage levels (e.g., [8, 9, 25, 110, 134, 135]). These
works are orthogonal to our experimental study because we fo-
cus on understanding and enabling reduced-voltage operation in
DRAM, which is a significantly different memory technology than
SRAM.
8 CONCLUSION
This paper provides the first experimental study that comprehen-
sively characterizes and analyzes the behavior of DRAM chips
when the supply voltage is reduced below its nominal value. We
demonstrate, using 124 DDR3L DRAM chips, that the DRAM supply
voltage can be reliably reduced to a certain level, beyond which er-
rors arise within the data. We then experimentally demonstrate the
relationship between the supply voltage and the latency of the fun-
damental DRAM operations (activation, restoration, and precharge).
We show that bit errors caused by reduced-voltage operation can
be eliminated by increasing the latency of the three fundamental
DRAM operations. By changing the memory controller configura-
tion to allow for the longer latency of these operations, we can thus
further lower the supply voltage without inducing errors in the
data. We also experimentally characterize the relationship between
reduced supply voltage and error locations, stored data patterns,
temperature, and data retention.
Based on these observations, we propose and evaluate Voltron, a
low-cost energy reduction mechanism that reduces DRAM energy
without affecting memory data throughput. Voltron reduces the
supply voltage for only the DRAM array, while maintaining the
nominal voltage for the peripheral circuitry to continue operating
the memory channel at a high frequency. Voltron uses a new piece-
wise linear performance model to find the array supply voltage that
maximizes the system energy reduction within a given performance
loss target. Our experimental evaluations across a wide variety of
workloads demonstrate that Voltron significantly reduces system
energy consumption with only very modest performance loss.
We conclude that it is very promising to understand and ex-
ploit reduced-voltage operation in modern DRAM chips. We hope
that the experimental characterization, analysis, and optimization
techniques presented in this paper will enable the development of
other new mechanisms that can effectively exploit the trade-offs be-
tween voltage, reliability, and latency in DRAM to improve system
performance, efficiency, and/or reliability.
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APPENDIX
A FPGA SCHEMATIC OF DRAM POWER PINS
Figure 20 shows a schematic of the DRAM pins that our FPGA
board [136] connects to (see Section 3 for our experimental method-
ology). Since there are a large number of pins that are used for
different purposes (e.g., data address), we zoom in on the right
side of the figure to focus on the power pins that we adjust for
our experiments in this paper. Power pin numbering information
can be found on the datasheets provided by all major vendors (e.g.,
[92, 111, 119]). In particular, we tune the VCC1V5 pin on the FPGA,
which is directly connected to all of theVDD andVDDQ pins on the
DIMM. The reference voltage VTTVREF is automatically adjusted
by the DRAM to half of VCC1V5.
DIMM
Pin Layout Schematic
Figure 20: DRAM power pins controlled by the ML605 FPGA
board.
B EFFECT OF DATA PATTERN ON ERROR
RATE
As discussed in Section 4.1, we do not observe a significant effect
of different stored data patterns on the DRAM error rate when we
reduce the supply voltage. Figure 21 shows the average bit error
rate (BER) of three different data patterns (0xaa, 0xcc, and 0xff)
across different supply voltage levels for each vendor. Each data
pattern represents the byte value (shown in hex) that we fill into
the DRAM. The error bars indicate the 95% confidence interval. We
make two observations from the figure.
First, the BER increases as we reduce the supply voltage for all
three data patterns. We made a similar observation in Section 4.1,
which shows that the fraction of errors increases as the supply volt-
age drops. We explained our hypothesis on the cause of the errors,
and used both experiments and simulations to test the hypothesis,
in Section 4.2.
Second, we do not observe a significant difference across the
BER values from the three different data patterns. We attempt to
answer the following question: Do different data patterns induce
BER values that are statistically different from each other at each
voltage level? To answer this, we conduct a one-way ANOVA (anal-
ysis of variance) test across the measured BERs from all three data
patterns at each supply voltage level to calculate a p-value. If the
p-value is below 0.05, we can claim that these three data patterns
induce a statistically-significant difference on the error rate. Table 6
shows the calculated p-value at each supply voltage level. At certain
supply voltage levels, we do not have a p-value listed (shown as —
or △ in the table), either because there are no errors (indicated as
—) or we cannot reliably access data from the DIMMs even if the
access latency is higher than the standard value (indicated as △).
Using the one-way ANOVA test, we find that using different
data patterns does not have a statistically significant (i.e., p-value ≥
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Figure 21: Effect of stored data pattern on bit error rate (BER)
across different supply voltage levels.
Supply Vendor
Voltage A B C
1.305 — — —
1.250 — — 0.000000
1.200 — — 0.029947
1.175 — — 0.856793
1.150 — — 0.872205
1.125 — 0.375906 0.897489
1.100 0.028592 0.375906 0.000000
1.075 0.103073 0.907960 △
1.050 △ 0.651482 △
1.025 △ 0.025167 △
Table 6: Calculated p-values from the BERs across three data
patterns at each supply voltage level. A p-value less than
0.05 indicates that the BER is statistically different across
the three data patterns (indicated in bold). — indicates that
the BER is zero. △ indicates that we cannot reliably access
data from the DIMM.
0.05) effect on the error rate at all supply voltage levels. Significant
effects (i.e., p-value < 0.05) occur at 1.100V for Vendor A, at 1.025V
for Vendor B, and at both 1.250V and 1.100V for Vendor C. As a
result, our study does not provide enough evidence to conclude
that using any of the three data patterns (0xaa, 0xcc, and 0xff)
induces higher or lower error rates than the other two patterns at
reduced voltage levels.
C SPICE SIMULATION MODEL
We perform circuit-level SPICE simulations to understand in detail
how the DRAM cell arrays operate at low supply voltage. We model
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Figure 22: Our SPICE model schematic of a DRAM cell array.
a DRAM cell array in SPICE, and simulate its behavior for different
supply voltages. We have released our SPICE model online [3].
DRAMCell ArrayModel.We build a detailed cell array model,
as shown in Figure 22. In the cell array, the DRAM cells are orga-
nized as 512x512 array, which is a common organization in modern
DRAM chips [131]. Each column is vertical, and corresponds to
512 cells sharing a bitline that connects to a sense amplifier. Due
to the bitline wire and the cells that are connected to the bitline,
there is parasitic resistance and capacitance on each bitline. Each
row consists of 512 cells sharing the same wordline, which also
has parasitic resistance and capacitance. The amount of parasitic
resistance and capacitance on the bitlines and wordlines is a major
factor that affects the latency of DRAM operations accessing a cell
array [72, 76].
Simulation Methodology.We use the LTspice [82] SPICE sim-
ulator to perform our simulations. To find the access latency of
the DRAM operations under different supply voltages, we build a
DRAM cell array using technology parameters that we derive from
a 55 nm DRAM model [131] and from a 45 nm process technology
model [1, 141]. By default, we assume that the cell capacitance is
24 fF and the bitline capacitance is 144 fF [131]. The nominalVarray
is 1.35V, and we perform simulations to obtain the latency of DRAM
operations at every 25mV step from 1.35V down to 0.9V. The results
of our SPICE simulations are discussed in Section 4.1 and 4.2.
D SPATIAL DISTRIBUTION OF ERRORS
In this section, we expand upon the spatial locality data presented
in Section 4.3. Figures 23, 24, and 25 show the physical locations of
errors that occur when the supply voltage is reduced for a repre-
sentative DIMM from Vendors A, B, and C, respectively. At higher
voltage levels, even if errors occur, they tend to cluster in certain
regions of a DIMM. However, as we reduce the supply voltage fur-
ther, the number of errors increases, and the errors start to spread
across the entire DIMM.
	
|
(a) Supply voltage=1.075V.
	
|
(b) Supply voltage=1.1V.
Figure 23: Probability of error occurrence due to reduced-
voltage operation in a DIMM from Vendor A.
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	|
(a) Supply voltage=1.025V.
	
_
(b) Supply voltage=1.05V.
	
|
(c) Supply voltage=1.1V.
Figure 24: Probability of error occurrence due to reduced-
voltage operation in a DIMM from Vendor B.
	
|
(a) Supply voltage=1.1V.
	
|
(b) Supply voltage=1.15V.
	
|
(c) Supply voltage=1.2V.
Figure 25: Probability of error occurrence due to reduced-
voltage operation in a DIMM from Vendor C.
E FULL INFORMATION OF EVERY TESTED
DIMM
Table 7 lists the parameters of everyDRAMmodule that we evaluate,
along with the Vmin we discovered for each module based on our
experimental characterization (Section 4.1). We provide all results
for all DIMMs in our GitHub repository [3].
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Vendor Module
Date∗ Timing† Organization Chip
(yy-ww) Freq (MT/s) tRCD (ns) tRP (ns) tRAS (ns) Size (GB)‡ Chips⋆ Size (Gb) Pins Die Version§ Vmin (V)◦
A1 15-46 1600 13.75 13.75 35 2 4 4 ×16 B 1.100
A2 15-47 1600 13.75 13.75 35 2 4 4 ×16 B 1.125
A3 15-44 1600 13.75 13.75 35 2 4 4 ×16 F 1.125
A4 16-01 1600 13.75 13.75 35 2 4 4 ×16 F 1.125
A5 16-01 1600 13.75 13.75 35 2 4 4 ×16 F 1.125
A6 16-10 1600 13.75 13.75 35 2 4 4 ×16 F 1.125
A7 16-12 1600 13.75 13.75 35 2 4 4 ×16 F 1.125
A8 16-09 1600 13.75 13.75 35 2 4 4 ×16 F 1.125
A9 16-11 1600 13.75 13.75 35 2 4 4 ×16 F 1.100
A
Total of
10 DIMMs
A10 16-10 1600 13.75 13.75 35 2 4 4 ×16 F 1.125
B1 14-34 1600 13.75 13.75 35 2 4 4 ×16 Q 1.100
B2 14-34 1600 13.75 13.75 35 2 4 4 ×16 Q 1.150
B3 14-26 1600 13.75 13.75 35 2 4 4 ×16 Q 1.100
B4 14-30 1600 13.75 13.75 35 2 4 4 ×16 Q 1.100
B5 14-34 1600 13.75 13.75 35 2 4 4 ×16 Q 1.125
B6 14-32 1600 13.75 13.75 35 2 4 4 ×16 Q 1.125
B7 14-34 1600 13.75 13.75 35 2 4 4 ×16 Q 1.100
B8 14-30 1600 13.75 13.75 35 2 4 4 ×16 Q 1.125
B9 14-23 1600 13.75 13.75 35 2 4 4 ×16 Q 1.125
B10 14-21 1600 13.75 13.75 35 2 4 4 ×16 Q 1.125
B11 14-31 1600 13.75 13.75 35 2 4 4 ×16 Q 1.100
B
Total of
12 DIMMs
B12 15-08 1600 13.75 13.75 35 2 4 4 ×16 Q 1.100
C1 15-33 1600 13.75 13.75 35 2 4 4 ×16 A 1.300
C2 15-33 1600 13.75 13.75 35 2 4 4 ×16 A 1.250
C3 15-33 1600 13.75 13.75 35 2 4 4 ×16 A 1.150
C4 15-33 1600 13.75 13.75 35 2 4 4 ×16 A 1.150
C5 15-33 1600 13.75 13.75 35 2 4 4 ×16 C 1.300
C6 15-33 1600 13.75 13.75 35 2 4 4 ×16 C 1.300
C7 15-33 1600 13.75 13.75 35 2 4 4 ×16 C 1.300
C8 15-33 1600 13.75 13.75 35 2 4 4 ×16 C 1.250
C
Total of
9 DIMMs
C9 15-33 1600 13.75 13.75 35 2 4 4 ×16 C 1.300
∗ The manufacturing date in the format of year-week (yy-ww). For example, 15-01 indicates that the DIMM was manufactured during
the first week of 2015.
† The timing factors associated with each DIMM:
Freq: the channel frequency
tRCD: the minimum required latency for an ACTIVATE to complete
tRP : the minimum required latency for a PRECHARGE to complete
tRAS : the minimum required latency for to restore the charge in an activated row of cells
‡ The maximum DRAM module size supported by our testing platform is 2GB.
⋆ The number of DRAM chips mounted on each DRAM module.
§ The DRAM die versions that are marked on the chip package.
◦ The minimum voltage level that allows error-free operation, as described in Section 4.1.
Table 7: Characteristics of the evaluated DDR3L DIMMs.
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